



Semiconductor, Inc.

Ei16C550 FIFO UART

The UART includes a programmable baud generator which is capable of dividing the timing reference clock input by divisors of 1 to $(2^{16}-1)$, and producing a 16 x clock to drive the receiver logic. Also included in the

UART is a complete MODEM control capability, and processor interrupt system that may be software tailored to the users requirement to minimize the computing needed to handle the communications link.

BLOCK DIAGRAM

