

# AM27LS03

Rochester Electronics®

# 64-Bit Low-Power Inverting-Output Bipolar RAM

The AM27LS03 is a 64-bit RAM built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs (AM27LS03).

An active LOW Write line (WE) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D0 to D3 is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



Page 0001 01/16/89 11:16:37 Tx: AM27LS03 TED - Ft: AMD FMT

# Am27LS03

64-Bit Low-Power Inverting-Output Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

Fully decoded 16 word x 4-bit low-power Schottky
RAMs

#### Low Power

- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
  - Available with three-state outputs (Am27LS03) Pin-compatible replacements for 74LS189, (use
- Am27LS03)

# GENERAL DESCRIPTION


The Am27LS03 is a 64-bit RAM built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs (Am27LS03).

An active LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D<sub>0</sub> to D<sub>3</sub> is written into the addressed memory word and precon-

ditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $\overline{O_0}$  to  $\overline{O_3}$ .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive highimpedance state.



## MODE SELECT TABLE


Input		Data Output			
ĊŚ	WE	Data Output Status Og - Og	Mode		
L	L	Output Disabled	Write		
L.	н	Selected Word (Inverted)	Read		
н	X	Output Disabled	Deselect		


H = HIGH L = LOW

X = Don't Care

**Advanced Micro Devices** 

Am27LS03







2

- ,









Page 0005 01/16/89 11:16:37 Tx: AM27LS03 TED - Ft: AMD FMT

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ......-65 to +150°C Ambient Temperature with

Power Applied ...... -55 to +125°C Supply Voltage ...... -0.5 V to +7.0 V DC Voltage Applied to Outputs .....-0.5 V to + V<sub>CC</sub> Max. DC Input Voltage ..... -0.5 V to +5.5 V DC Input Current ......-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

I

Commercial (C) Devices Temperature ...... 0 to +75°C Supply Voltage ...... + 4.75 V to + 5.25 V

#### Military\* (M) Devices

Temperature ...... -55 to +125°C Supply Voltage ...... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### (See Note 4)

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and - 55°C.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL products, Group A. Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter	Parameter				Am2	7LS02/27LS03		
Symbol	Description	Test Conditions			Min.	Typ.	Max.	Unit
∨он	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	OH = - 5.2 mA	COM'L	2.4	3.0		v
			IOH = - 2.0 mA	MIL				
VOL	Output LOW Voltage	Vcc = Min VIN = VIH or VIL	LOL = 6 mA			320	450	٣V
			10L = 10 mA			350	500	
√щ	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2)			2.0			v
νıL	Input LOW Level	Guaranteed Input Lo Voltage for All Input					0.8	
IL Input LOW Current		Vcc = Max., WE. Do-Do. Ao-Ao			-15	- 250	μA	
	VIN = 0.40 V CS			- 30	- 250			
<sup>I</sup> tH	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V				0	10	Au
ISC (Note 3)	Output Short Circuit Current	V <sub>CC</sub> = Max V <sub>OUT</sub> = 0.0 V			- 20	- 45	- 90	
	Power Supply	All Inputs = GND		COM'L		27	35	mA
	Current			MIL		27	38	
VCL	input Clamp Voltage	V <sub>CC</sub> = Min., 1 <sub>IN</sub> = -18 mA				-0.875	- 1.2	۷
ICEX	Output Leakage -Current	VCS = VIH or VWE=1 VOUT = 2.4 V. VCC				0	40	щА
		VCS = VIH or VWE =		(Note 2)	-40	0		, <u>"</u>


Notes: 1. Typical limits are at  $V_{CC} = 5.0$  V and  $T_A = 25$  °C.

2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second. 4 Operating specifications with adequate time for temperature stabilization and transverse air flow exceeding 400 inear teet per minute. Conformance testing performed instantaneously where  $T_{\rm A}$  =  $T_{\rm C}$  =  $T_{\rm J}, \partial_{\rm JA} \approx 50^{\rm e}{\rm Sw}$  (with moving air) for ceramic DIPs.  $\partial_{\rm JC} \approx 10-17^{\rm e}{\rm Sw}$  for flatpack and leadless chip carner.

-AMTEC-

ł



KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

Parameter No. Symbol			Am27LS03				
		C Devices		M Devices			
		Parameter Description		Max.	Min.	Max.	Uni
1	IPLH(A)	2-1 1					- Of Ma
2	(PHL(A)	Delay from Address to Output		55		65	ns
3	(PZH(CS)	Delay from Chip Select (LOW) to Active				35	ns
4	tezt(CS)	Output and Correct Data	1	30			
5	(PZH(WE)	Delay from Write Enable (HIGH)					ns
6	tpzL(WE)	to Active Output and Correct Data (Write Recovery-See Note 1)		30		35	
7	ts(A)	Setup Time Address (Pnor to Initiation of Write)	0		0		05
8	In(A)	Hold Time Address (After Termination of Write)	0		0		115
9	ts(DI)	Setup Time Data Input (Prior to Termination of Write)	45		55		05
10	tn(OI)	Hold Time Data Input (After Termination of Write)	0		0		
11	Lpw(WE)	Min Write Enable Pulse Width to Insure Write	45		55		ns.
12	tPHZ(CS)	Delay from Chip Select (HIGH) to			33		ns
13	IPLZ(CS)	Inactive Output (HI-Z)		30		35	ns
14	IPLZ(WE)	Delay from Write Enable (LOW)	1				
15	IPHZ(WE)	to inactive Output (HI-Z)		30		35	ns

Notes: 1 Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)

write recovery glitch.) 2.  $I_{ELH}(A)$  and  $I_{EHL}(A)$  are tested with S1 closed and  $C_L = 30 \text{ pF}$  with both input and output liming referenced to 1.5 V. 3. For 3-state output,  $I_{EPL}(WE)$  and  $I_{EPL}(CS)$  are measured with S1 open,  $C_L = 50 \text{ pF}$  and with both the input and output liming referenced to 1.5 V.  $I_{EPL}(WE)$  and  $I_{EPL}(CS)$  are measured with S1 closed,  $C_L = 50 \text{ pF}$  and with both the input and output liming referenced to 1.5 V.  $I_{EPL}(WE)$  and  $I_{EPL}(CS)$  are measured with S1 closed,  $C_L = 50 \text{ pF}$  and with both the input and output liming referenced to 1.5 V.  $I_{EPL}(WE)$  and  $I_{EPL}(CS)$  are measured with S1 closed on  $C_L \leq 5 \text{ pF}$  and are measured between the 1.5 V level on the output.  $I_{EPL}(WE)$  and  $I_{EPL}(CS)$  are measured between the 1.5 V level on the input and the  $V_{OL}$ + 500 mV level on the output.



Page 0007 01/16/89 11:16:37 Tx: AM27LS03 TED - Ft: AMD FMT

