

Central Processing Unit



Features

- Regular, easy-to-use architecture
- Instruction set more powerful than many minicomputers
- Directly addresses 8M bytes
- Eight user-selectable addressing modes
- Seven data types that range from bits to 32-bit long words and word strings
- System and Normal operating modes
- Separate code, data and stack spaces
- Sophisticated interrupt structure
- Resource-sharing capabilities for multi-processing systems
- Multi-programming support
- Strong compiler support
- Memory management and protection provided by Z8010 Memory Management Unit
- 32-bit operations, including signed multiply and divide
- Z-BUS compatible
- 4,6 and 10 MHz clock rate

General Description

The Z8000 is an advanced high-end 16-bit microprocessor that spans a wide variety of applications ranging from simple stand-alone computers to complex parallel-processing systems. Essentially, a monolithic minicom-

puter central processing unit, the Z8000 CPU is characterized by an instruction set more powerful than many minicomputers; resources abundant in registers, data types, addressing modes and addressing range; and a regular




Figure 1. Z8000 CPU Logic Functions



General Description (Continued)

architecture that enhances throughput by avoiding critical bottlenecks such as implied or dedicated registers.

CPU resources include sixteen 16-bit general-purpose registers, seven data types that range from bits to 32-bit long words and word strings, and eight user-selectable addressing modes. The 110 distinct instruction types can be combined with the various data types and addressing modes to form a powerful set of 414 instructions. Moreover, the instruction set exhibits a high degree of regularity: most instructions can use any of the five main addressing modes and can operate on 8-bit byte, 16-bit word and 32-bit long-word data types.

The CPU can operate in either the System or Normal modes. The distinction between these two modes permits privileged operations, thereby improving operating system organization and implementation. Multiprogramming is supported by the "atomic" Test and Set instructions; multiprocessing by a combination of instruction and hardware features; and compilers by multiple stacks, special instructions and addressing modes.

The Z8000 CPU is offered in two versions the Z8001 48-pin segmented CPU and the Z8002 40-pin CPU. The main difference between the two is in addressing power.

The Z8001 can directly address 8 megabytes of memory; the Z8002 directly addresses 64 kilobytes. The two operating modes - System and Normal - and the distinction between code, data and stack spaces within each mode allows memory extension up to 48 megabytes for the Z8001 and 384 kilobytes for the Z8002.

To meet the requirements of complex, memory-intensive applications, a companion memory-management device is available for the Z8001. The Z8010 Memory Management Unit manages the large address space by providing features such as segment relocation and memory protection. The Z8001 can be used with or without the Z8010. If used by itself, the Z8001 still provides an 8 megabyte direct addressing range, extendable to 48 Megabytes.

The Z8001, Z8002 and Z8010 are fabricated with high-density, high-performance scaled n-channel silicon-gate depletion-load technology, and are housed in dual in-line packages.

	CODE	DATA	STACK	
SYSTEM				48M bytes Z8001 (6 x 8 M bytes) or 384K bytes Z8002 (6 x 64 K bytes)
NORMAL				

Register Organization

The Z8000 CPU is a register-oriented machine that offers sixteen 16-bit general-purpose registers and a set of special system registers. All general-purpose registers can be used as accumulators and all but one as index registers or memory pointers.

Register flexibility is created by grouping and overlapping multiple registers (Figures 2 and 3). For byte operations, the first eight 16-bit registers (R0...R7) are treated as sixteen 8-bit registers (RL0, RH0, ... , RL7, RH7). The sixteen 16-bit registers are grouped in pairs



Register Organization (Continued)

(RR0 ... RR14) to form 32-bit long-word registers. Similarly, the register set is grouped

in quadruples (RQ0 ... RQ12) to form 64-bit registers.




Figure 2. Z8001 General-Purpose Registers




Figure 3. Z8002 General-Purpose Registers

Stacks

The Z8001 and Z8002 can use stacks located anywhere in memory. Call and Return instructions as well as interrupts and traps use implied stacks. The distinction between normal and system stacks separates system information from the application program information. Two stack pointers are available: the system stack pointer and the normal stack pointer. Because they are part of the general-purpose register

group, the user can manipulate the stack pointers with any instruction available for register operations.

In the Z8001, register pair RR14 is the implied stack pointer. Register R14 contains the 7-bit segment number and R15 contains the 16-bit offset. In the Z8002, register R15 is the implied 16-bit stack pointer.

Refresh

The Z8000 CPU contains a counter that can be used to automatically refresh dynamic memory. The refresh counter register consists of a 9-bit row counter, a 6-bit rate counter and an enable bit (Figure 4). The 9-bit row counter can address up to 256 rows and is incremented

by two each time the rate counter reaches end-of-count. The rate counter determines the time between successive refreshes. It consists of a programmable 6-bit modulo-n prescaler ($n = 1$ to 64), driven at one-fourth the CPU clock rate. The refresh period can be pro-



Refresh (Continued)

grammed from 1 to 64 μ s with a 4 MHz clock. Refresh can be disabled by programming the refresh enable/disable bit.




Figure 4. Refresh Counter


Program Status Information

This group of status registers contains the program counter, flags and control bits. When an interrupt or trap occurs, the entire group is saved and a new program status group is loaded.


Figure 5 illustrates how the program status groups of the Z8001 and Z8002 differ. In the non-segmented Z8002, the program status group consists of two words: the program counter (PC), and the flag and control word (FCW). In the segmented Z8001, the program

status group consists of four words: a two-word program counter, the flag and control word and an unused word reserved for future use. Seven bits of the first PC word designate one of the 128 memory segments. The second word supplies the 16-bit offset that designates a memory location within the segment.


With the exception of the segment enable bit in the Z8001 program status group, the flags and control bits are the same for both CPUs.




Z8001 Program Status Registers



Z8002 Program Status Registers



Z8001 Program Status Area Pointer




Z8002 Program Status Area Pointer

Figure 5. Z8000 CPU Special Registers

Interrupt and Trap Structure

The Z8000 provides a very flexible and powerful interrupt and trap structure. Interrupts are external asynchronous events requiring CPU attention, and are generally triggered by peripherals needing service. Traps are synchronous events resulting from the execution of certain instructions. Both are processed in a similar manner by the CPU.

The CPU supports three types of interrupts (non-maskable, vectored and non-vectored) and four traps (system call, unimplemented instruction, privileged instructions and segmentation trap). The vectored and non-vectored interrupts are maskable. Of the four traps, the only external one is the segmentation trap, which is generated by the Z8010.



Interrupt and Trap Structure (Continued)

The remaining traps occur when instructions limited to the system mode are used in the normal mode, or as a result of the System Call instruction, or for an unimplemented instruction. The descending order of priority for traps and interrupts is: internal traps, non-maskable interrupt, segmentation trap, vectored interrupt and non-vectored interrupt.

When an interrupt or trap occurs, the current program status is automatically pushed on the system stack. The program status consists of the processor status (PC and FCW) plus a 16-bit identifier. The identifier contains the

reason or source of the trap or interrupt. For internal traps, the identifier is the first word of the trapped instruction. For external traps or interrupts, the identifier is the vector on the data bus read by the CPU during the interrupt-acknowledge or trap-acknowledge cycle.

After saving the current program status, the new program status is automatically loaded from the program status area in system memory. This area is designated by the program status area pointer (PSAP).

Data Types

Z8000 instructions can operate on bits, BCD digits (4 bits), bytes (8 bits), words (16 bits), long words (32 bits), byte strings and word strings (up to 64 kilobytes long). Bits can be set, reset and tested; digits are used in BCD arithmetic operations; bytes are used for characters or small integer values; words are used for integer values, instructions and non-segmented addresses; long words are used for

long integer values and segmented addresses. All data elements except strings can reside either in registers or memory. Strings are stored in memory only.

The basic data element is the byte. The number of bytes used when manipulating a data element is either implied by the operation or - for strings and multiple register operations - explicitly specified in the instruction.

Segmentation and Memory Management


High-level languages, sophisticated operating systems, large programs and data bases, and decreasing memory prices are all accelerating the trend toward larger memory usage in microcomputer systems. The Z8001 meets this requirement with a basic 8M byte

addressing space of 64K x 128 segments. This large address space is directly accessed by the CPU using a segmented addressing scheme and can be managed by the Z8010 Memory Management Unit.

Segmented Addressing

A segmented addressing space - compared with linear addressing - is closer to the way a programmer uses memory because each procedure and data space resides in its own segment. The 8 Megabytes of Z8001 addressing space is divided into 128 relocatable segments up to 64 kilobytes each. A 23-bit segmented

address uses a 7-bit segment address to point to the segment, and a 16-bit offset to address any location relative to the beginning of the segment. The two parts of the segmented address may be manipulated separately. The segmented Z8001 can run any code written for the non-segmented Z8002 in any one of its



Segmented Addressing (Continued)

128 segments, provided it is set to the non-segmented mode.

In hardware, segmented addresses are contained in a register pair or long-word memory location. The segment number and offset can be manipulated separately or together by all the available word and long-word operations.

When contained in an instruction, a segmented address has two different represen-

tations: long offset and short offset. The long offset occupies two words, whereas the short offset requires only one and combines in one word the 7-bit segment number with an 8-bit offset (range 0-256). The short offset mode allows very dense encoding of addresses and minimizes the need for long addresses required by direct accessing of this large address space.

Memory Management

The addresses manipulated by the programmer, used by instructions and output by the Z8001 are called *logical* addresses. The Memory Management Unit takes the logical addresses and transforms them into the *physical* addresses required for accessing the memory (Figure 6). This address transformation process is called relocation. Segment relocation makes user software addresses independent of the physical memory so the user is freed from specifying where information is actually located in the physical memory.

The relocation process is transparent to user software. A translation table in the Memory Management Unit associates the 7-bit segment number with the base address of the physical memory segment. The 16-bit offset is added to the physical base address to obtain the actual physical address. The system may dynamically reload translation tables as tasks are created, suspended or changed.

In addition to supporting dynamic segment relocation, the Memory Management Unit also provides segment protection and other segment management features. The protection features prevent illegal uses of segments, such as writing into a write-protected zone.

Each Memory Management Unit stores 64 segment entries that consist of the segment base address, its attributes, size and status.

Segments are variable in size from 256 bytes to 64 kilobytes in increments of 256 bytes. Pairs of Management Units support the 128 segment numbers available for each of the six CPU address spaces. Within an address space, several Management Units can be used to create multiple translation tables.





Figure 6. Logical-to-Physical Address Transformation



Extended Processing Architecture

The Extended Processing Architecture (EPA) provides an extremely flexible and modular approach to expanding both the hardware and software capabilities of the Z8000 CPU. Features of the EPA include:

- Specialized instructions for external processors or software traps may be added to CPU instruction set.
- Increases throughput of the system by using up to four specialized external processors in parallel with the CPU.
- Permits modular design of Z8000-based systems.
- Provides easy management of multiple microprocessor configurations via "single instruction stream" communication.
- Simple interconnection between extended processing units and Z8000 CPU requires no additional external supporting logic.
- Supports debugging of suspect hardware against proven software.

Specific benefits include:

- EPUs can be added as the system grows and as EPUs with specialized functions are developed.
- Control of EPUs is accomplished via a "single instruction stream" in the Z8000 CPU, eliminating many significant system software and bus contention management obstacles that occur in other multiprocessor (e.g., master-slave) organization schemes.

The processing power of the Z8000 can be boosted beyond its intrinsic capability by Extended Processing Architecture. Simply stated, EPA allows the Z8000 CPU to accommodate up to four Extended Processing Units (EPUs), which perform specialized functions in parallel with the CPU's main instruction execution stream.

The use of extended processors to boost the main CPU's performance capability has been

proven with large mainframe computers and minicomputers. In these systems, specialized functions such as array processing, special input/output processing, and data communications processing are typically assigned to extended processor hardware. These extended processors are complex computers in their own right.

The Extended Processing Architecture combines the best concepts of these proven performance boosters with the latest in high-density MOS integrated-circuit design. The result is an elegant expansion of design capability—a powerful microprocessor architecture capable of connecting single-chip EPUs that permits very effective parallel processing and makes for a smoothly integrated instruction stream from the Z8000 programmer's point of view. A typical addition to the current Z8000 instruction set is Floating Points Instructions.

The Extended Processing Units connect directly to the Z-BUS and continuously monitor the CPU instruction stream. When an extended instruction is detected, the appropriate EPU responds, obtaining or placing data or status information on the Z-BUS using the Z8000-generated control signals and performing its function as directed.

The Z8000 CPU is responsible for instructing the EPU and delivering operands and data to it. The EPU recognizes instructions intended for it and executes them, using data supplied with the instruction and/or data within its internal registers. There are four classes of EPU instructions:

- Data transfers between main memory and EPU registers
- Data transfers between CPU registers and EPU registers
- EPU internal operations
- Status transfers between the EPUs and the Z8000 CPU Flag and Control Word register (FCW)



Extended Processing Architecture (Continued)

Four Z8000 addressing modes may be utilized with transfers between EPU registers and the CPU and main memory:

- Register
- Indirect Register
- Direct Address
- Indexed

In addition to the hardware-implemented capabilities of the Extended Processing Architecture, there is an extended instruction trap mechanism to permit software simulation of EPU functions. A control bit in the Z8000 FCW register indicates whether actual EPUs are present or not. If not, when an extended instruction is detected, the Z8000 traps on the instruction, so that a software "trap handler" can emulate the desired EPU function—a very useful development tool. The EPA software trap routine supports the debugging of suspect hardware against proven software. This feature will increase in significance as designers become familiar with the EPA capability of the Z8000 CPU.

This software trap mechanism facilitates the design of systems for later addition of EPUs: initially, the extended function is executed as a trap subroutine; when the EPU is finally attached, the trap subroutine is eliminated and

the EPA control bit is set. Application software is unaware of the change.

Extended Processing Architecture also offers protection against extended instruction overlapping. Each EPU connects to the Z8000 CPU via the STOP line so that if an EPU is requested to perform a second extended instruction function before it has completed the previous one, it can put the CPU into the Stop/Refresh state until execution of the previous extended instruction is complete.

EPA and CPU instruction execution are shown in Figure 8. The CPU begins operation by fetching an instruction and determining whether it is a CPU or an EPU command. The EPU meanwhile monitors the Z-BUS for its own instructions. If the CPU encounters an EPU command, it checks to see whether an EPU is present; if not, the EPU may be simulated by an EPU instruction trap software routine; if an EPU is present, the necessary data and/or address is placed on the Z-BUS. If the EPU is free when the instruction and data for it appear, the extended instruction is executed. If the EPU is still processing a previous instruction, it activates the CPU's STOP line to lock the CPU off the Z-BUS until execution is complete. After the instruction is finished, the EPU deactivates the STOP line and CPU transactions continue.





Figure 7. Typical Extended Processor Configuration

Extended Processing Architecture (Continued)



△ DATA OR ADDRESSES ARE PLACED ON THE BUS AND USED BY THE EPU IN THE EXECUTION OF AN INSTRUCTION.

Figure 8. EPA and Z8000 CPU Instruction Execution

Addressing Modes

The information included in Z8000 instructions consists of the function to be performed, the type and size of data elements to be manipulated and the location of the data elements. Locations are designated by register addresses, memory addresses or I/O addresses. The addressing mode of a given instruction defines the address space it references and the method used to compute the address itself. Addressing modes are explicitly specified or implied by the instruction.

Figure 4 illustrates the eight addressing modes: Register (R), Immediate (IM), Indirect Register (IR), Direct Address (DA), Indexed (X), Relative Address (RA), Base Address (BA) and Base Indexed (BX). In general, an addressing mode explicitly specifies either register address space or memory address space. Program memory address space and I/O address space are usually implied by the instruction.



Mode	Operand Addressing			Operand Value
	In the Instruction	In a Register	In Memory	
Register	REGISTER ADDRESS	OPERAND		The content of the register
Immediate	OPERAND			In the instruction
Indirect Register	REGISTER ADDRESS	ADDRESS	OPERAND	The content of the location whose address is in the register
Direct Address	ADDRESS		OPERAND	The content of the location whose address is in the instruction
Index	REGISTER ADDRESS BASE ADDRESS	DISPLACEMENT	OPERAND	The content of the location whose address is the address in the instruction, offset by the content of the working register
Relative Address	DISPLACEMENT	PC VALUE	OPERAND	The content of the location whose address is the content of the program counter, offset by the displacement in the instruction
Base Address	REGISTER ADDRESS DISPLACEMENT	BASE ADDRESS	OPERAND	The content of the location whose address is the address in the register, offset by the displacement in the instruction
Base Index	REGISTER ADDRESS REGISTER ADDRESS	BASE ADDRESS DISPLACEMENT	OPERAND	The content of the location whose address is the address in the register, offset by the displacement in the register

Figure 9. Addressing Modes



Input/Output

A set of I/O instructions performs 8-bit or 16-bit transfers between the CPU and I/O devices. I/O devices are addressed with a 16-bit I/O port address. The I/O port address is similar to a memory address; however, I/O address space is not part of the memory address space. I/O port and memory addresses coexist on the same bus lines and they are distinguished by the status outputs.

Two types of I/O instructions are available: standard and special. Each has its own address space. Standard I/O instructions include a comprehensive set of In, Out and Block I/O instructions for both bytes and words. Special I/O instructions are used for loading and unloading the Memory Management Unit. The status information distinguishes between standard and special I/O references.

Multi-Micro-Processor Support

Multi-microprocessor systems are supported in hardware and software. A pair of CPU pins is used in conjunction with certain instructions to coordinate multiple microprocessors. The Multi-Micro Out pin issues a request for the resource, while the Multi-Micro In pin is used to recognize the state of the resource. Thus, any CPU in a multiple microprocessor system can exclude all other asynchronous CPUs from a critical shared resource.

Multi-microprocessor systems are supported in software by the instructions Multi-Micro Request, Test Multi-Micro In, Set Multi-Micro Out and Reset Multi-Micro Out. In addition, the eight Megabyte CPU address space is beneficial in multiple microprocessor systems that have large memory requirements.

Instruction Set Summary

The Z8000 provides the following types of instructions:

- Load and Exchange
- Arithmetic
- Logical
- Program Control

- Bit Manipulation
- Rotate and Shift
- Block Transfer and String Manipulation
- Input/Output
- CPU Control



Load and Exchange

Mnemonics	Operands	Addr. Modes	Clock Cycles*						Operation
			Word, Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
CLR CLRB	dst	R	7	-	-				Clear dst ← 0
		IR	8	-	-				
		DA	11	12	14				
		X	12	12	15				
EX EXB	R, src	R	6	-	-				Exchange R ↔ src
		IR	12	-	-				
		DA	15	16	18				
		X	16	16	19				
LD LDB LDL	R, src	R	3	-	-	5	-	-	Load into Register R ← src
		IM	7	-	-	11	-	-	
		IM	5 (byte only)						
		IR	7	-	-	11	-	-	
		DA	9	10	12	12	13	15	
		X	10	10	13	13	13	16	
		BA	14	-	-	17	-	-	
		BX	14	-	-	17	-	-	
LD LDB LDL	dst, R	IR	8	-	-	11	-	-	Load into Memory (Store) dst ← R
		DA	11	12	14	14	15	17	
		X	12	12	15	15	15	18	
		BA	14	-	-	17	-	-	
		BX	14	-	-	17	-	-	
LD LDB	dst, IM	IR	11	-	-				Load Immediate into Memory dst ← IM
		DA	14	15	17				
		X	15	15	18				
LDA	R, src	DA	12	13	15				Load Address R ← source address
		X	13	13	16				
		BA	15	-	-				
		BX	15	-	-				
LDAR	R, src	RA	15	-	-				Load Address Relative R ← source address
LDK	R, src	IM	5	-	-				Load Constant R ← n (n = 0 ... 15)
LDM	R, src, n	IR	11	-	-	} + 3 n			Load Multiple R ← src (n consecutive words) (n = 1 ... 16)
		DA	14	15	17				
		X	15	15	18				
LDM	dst, R, n	IR	11	-	-	} + 3 n			Load Multiple (Store Multiple) dst ← R (n consecutive words) (n = 1 ... 16)
		DA	14	15	17				
		X	15	15	18				

* NS = Non-Segmented SS = Segmented Short Offset SL = Segmented Long Offset




Load and Exchange (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word. Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
LDR LDRB LDRL	R, src	RA	14	-	-	17	-	-	Load Relative R ← src (range -32768 ... +32767)
LDR LDRB LDRL	dst, R	RA	14	-	-	17	-	-	Load Relative (Store Relative) dst ← R (range -32768 ... +32767)
POP POPL	dst, IR	R IR DA X	8 12 16 16	- - 16 16	- - 18 19	12 19 23 23	- - 23 23	- - 25 26	Pop dst ← IR Autoincrement contents of R
PUSH PUSHL	IR, src	R IM IR DA X	9 12 13 14 14	- - - 14 14	- - - 16 17	12 - 20 21 21	- - - 21 21	- - - 23 24	Push Autodecrement contents of R IR ← src

Arithmetic

ADC ADCB	R, src	R	5	-	-				Add with Carry R ← R + src + carry
ADD ADDB ADDL	R, src	R IM IR DA X	4 7 7 9 10	- - - 10 10	- - - 12 13	8 14 14 15 16	- - - 16 16	- - - 18 19	Add R ← R + src
CP CPB CPL	R, src	R IM IR DA X	4 7 7 9 10	- - - 10 10	- - - 12 13	8 14 14 15 16	- - - 16 16	- - - 18 19	Compare with Register R - src
CP CPB	dst, IM	IR DA X	11 14 15	- 15 15	- 17 18				Compare with Immediate dst - IM
DAB	dst	R	5	-	-				Decimal Adjust
DEC DECB	dst, n	R IR DA X	4 11 13 14	- - 14 14	- - 16 17				Decrement by n dst ← dst - n (n = 1 ... 16)



Arithmetic (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word. Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
DIV	R, src	R	107	-	-	744	-	-	Divide (signed) Word: $R_{n+1} \leftarrow R_{n,n+1} + \text{src}$ $R_n \leftarrow \text{remainder}$ Long Word: $R_{n+2,n+3} \leftarrow R_{n\dots n+3} + \text{src}$ $R_{n,n+1} \leftarrow \text{remainder}$
DIVL		IM	107	-	-	744	-	-	
		IR	107	107	107	744	744	744	
		DA	108	109	111	745	746	748	
		X	109	109	112	746	746	749	
EXTS	dst	R	11	-	-	11	-	-	Extend Sign Extend sign of low order half of dst through high order half of dst
EXTSB									
EXTSL									
INC	dst, n	R	4	-	-				Increment by n $\text{dst} \leftarrow \text{dst} + n$ ($n = 1 \dots 16$)
INCB		IR	11	-	-				
		DA	13	14	16				
		X	14	14	17				
MULT	R, src	R	70	-	-	282*	-	-	Multiply (signed) Word: $R_{n,n+1} \leftarrow R_{n+1} \cdot \text{src}$ Long Word: $R_{n\dots n+3} \leftarrow R_{n+2, n+3}$ * Plus seven cycles for each 1 in the multiplicand
MULTL		IM	70	-	-	282*	-	-	
		IR	70	-	-	282*	-	-	
		DA	71	72	74	283*	284*	286*	
		X	72	72	75	284*	284*	287*	
NEG	dst	R	7	-	-				Negate $\text{dst} \leftarrow 0 - \text{dst}$
NEGB		IR	12	-	-				
		DA	15	16	18				
		X	16	16	19				
SBC	R, src	R	5	-	-				Subtract with Carry $R \leftarrow R - \text{src} - \text{carry}$
SBCB									
SUB	R, src	R	4	-	-	8	-	-	Subtract $R \leftarrow R - \text{src}$
SUBB		IM	7	-	-	14	-	-	
SUBL		IR	7	-	-	14	-	-	
		DA	9	10	12	15	16	18	
		X	10	10	13	16	16	19	

Logical

AND	R, src	R	4	-	-				AND $R \leftarrow R \text{ AND } \text{src}$
ANDB		IM	7	-	-				
		IR	7	-	-				
		DA	9	10	12				
		X	10	10	13				
COM	dst	R	7	-	-				Complement $\text{dst} \leftarrow \text{NOT } \text{dst}$
COMB		IR	12	-	-				
		DA	15	16	18				
		X	16	16	19				



Logical (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation	
			Word. Byte			Long Word				
			NS	SS	SL	NS	SS	SL		
OR ORB	R, src	R IM IR DA X	4 7 7 9 10	- - - 10 10	- - - 12 13				OR R ← R OR src	
TCC TCCB	cc, dst	R	5	-	-				Test Condition Code Set LSB if cc is true	
TEST TESTB TESTL	dst	R IR DA X	7 8 11 12	- - 12 12	- - 14 15		13 13 16 17	- - 17 17	- - 19 20	Test dst OR 0
XOR XORB	R, src	R IM IR DA X	4 7 7 9 10	- - - 10 10	- - - 12 13				Exclusive OR R ← R XOR src	

Program Control

CALL	dst	IR DA X	10 12 13	- 18 18	15 20 21				Call Subroutine Autodecrement SP @ SP - PC PC ← dst
CALR	dst	RA	10	-	15				Call Relative Autodecrement SP @ SP - PC PC ← PC + dst (range -4094 to +4096)
DJNZ DBJNZ	R, dst	RA	11	-	-				Decrement and Jump if Non-Zero R ← R - 1 If R ≠ 0: PC ← PC + dst (range -254 to 0)
IRET*	-	-	13	-	16				Interrupt Return PS ← @ SP Autoincrement SP
JP	cc, dst	IR IR DA X	10 7 7 8	- - 8 8	15 7 10 11		(taken) (not taken)		Jump Conditional If cc is true: PC ← dst
JR	cc, dst	RA	6	-	-				Jump Conditional Relative If cc is true: PC ← PC + dst (range -256 to +254)

* Privileged instruction. Executed in system mode only.



Program Control (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word. Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
RET	cc	-	10	-	13		(taken)	Return Conditional If cc is true: PC ← @ SP Autoincrement SP	
			7	-	7		(not taken)		
SC	src	IM	33	-	39			System Call Autodecrement SP @ SP ← old PS Push instruction PS ← System Call PS	

Bit Manipulation

BIT	dst, b	R	4	-	-			Test Bit Static
BITB		IR	8	-	-			Z flag ← NOT dst bit specified by b
		DA	10	11	13			
		X	11	11	14			
BIT	dst, R	R	10	-	-			Test Bit Dynamic
BITB								Z flag ← NOT dst bit specified by contents of R
RES	dst, b	R	4	-	-			Reset Bit Static
RESB		IR	11	-	-			Reset dst bit specified by b
		DA	13	14	16			
		X	14	14	17			
RES	dst, R	R	10	-	-			Reset Bit Dynamic
RESB								Reset dst bit specified by contents of R
SET	dst, b	R	4	-	-			Set Bit Static
SETB		IR	11	-	-			Set dst bit specified by b
		DA	13	14	16			
		X	14	14	17			
SET	dst, R	R	10	-	-			Set Bit Dynamic
SETB								Set dst bit specified by contents of R
TSET	dst	R	7	-	-			Test and Set
TSETB		IR	11	-	-			S flag ← MSB of dst
		DA	14	15	17			dst ← all 1s
		X	15	15	18			



Rotate and Shift

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word. Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
RL RLB	dst, n	R	6 for n = 1						Rotate Left by n bits (n = 1, 2)
RLC RLCB	dst, n	R	6 for n = 1						Rotate Left through Carry by n bits (n = 1, 2)
RLDB	R, src	R	9	-	-				Rotate Digit Left
RR RRB	dst, n	R	6 for n = 1						Rotate Right by n bits (n = 1, 2)
RRC RRCB	dst, n	R	6 for n = 1						Rotate Right through Carry by n bits (n = 1, 2)
RRDB	R, src	R	9	-	-				Rotate Digit Right
SDA SDAB SDAL	dst, R	R	(15 + 3 n)			(15 + 3 n)			Shift Dynamic Arithmetic Shift dst left or right by contents of R
SDL SDLB SDLL	dst, R	R	(15 + 3 n)			(15 + 3 n)			Shift Dynamic Logical Shift dst left or right by contents of R
SLA SLAB SLAL	dst, n	R	(13 + 3 n)			(13 + 3 n)			Shift Left Arithmetic by n bits
SLL SLLB SLLL	dst, n	R	(13 + 3 n)			(13 + 3 n)			Shift Left Logical by n bits
SRA SRAB SRAL	dst, n	R	(13 + 3 n)			(13 + 3 n)			Shift Right Arithmetic by n bits
SRL SRLB SRL	dst, n	R	(13 + 3 n)			(13 + 3 n)			Shift Right Logical by n bits

Block Transfer and String Manipulation

CPD CPDB	R _X , src, R _Y , cc	IR	20	-	-				Compare and Decrement R _X ← src Autodecrement src address R _Y ← R _Y - 1
---------------------------	---	----	----	---	---	--	--	--	--




Block Transfer and String Manipulation (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word, Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
CPDR CPDRB	R_X, src, R_Y, cc	IR	(11 + 9 n)						Compare, Decrement and Repeat $R_X - src$ Autodecrement src address $R_Y - R_Y - 1$ Repeat until cc is true or $R_Y = 0$
CPI CPIB	R_X, src, R_Y, cc	IR	20	-	-				Compare and Increment $R_X - src$ Autoincrement src address $R_Y - R_Y - 1$
CPIR CPIRB	R_X, src, R_Y, cc	IR	(11 + 9 n)						Compare, Increment and Repeat $R_X - src$ Autoincrement src address $R_Y - R_Y - 1$ Repeat until cc is true or $R_Y = 0$
CPSD CPSDB	dst, src, R, cc	IR	25	-	-				Compare String and Decrement $dst - src$ Autodecrement dst and src addresses $R - R - 1$
CPSDR CPSDRB	dst, src, R, cc	IR	(11 + 14 n)						Compare String, Decr. and Repeat $dst - src$ Autodecrement dst and src addresses $R - R - 1$ Repeat until cc is true or $R = 0$
CPSI CPSIB	dst, src, R, cc	IR	25	-	-				Compare String and Increment $dst - src$ Autoincrement dst and src addresses $R - R - 1$
CPSIR CPSIRB	dst, src, R, cc	IR	(11 + 14 n)						Compare String, Incr. and Repeat $dst - src$ Autoincrement dst and src addresses $R - R - 1$ Repeat until cc is true or $R = 0$
LDD Lddb	dst, src, R	IR	20	-	-				Load and Decrement $dst - src$ Autodecrement dst and src addresses $R - R - 1$
LDDR LDDRb	dst, src, R	IR	(11 + 9 n)						Load, Decrement and Repeat $dst - src$ Autodecrement dst and src addresses $R - R - 1$ Repeat until $R = 0$



Block Transfer and String Manipulation (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word, Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
LDI LDIB	dst, src, R	IR	20	-	-				Load and Increment dst ← src Autoincrement dst and src addresses R ← R - 1
LDIR LDIRB	dst, src, R	IR	(11 + 9 n)						Load, Increment and Repeat dst ← src Autoincrement dst and src addresses R ← R - 1 Repeat until R = 0
TRDB	dst, src, R	IR	25	-	-				Translate and Decrement dst ← src (dst) Autodecrement dst address R ← R - 1
TRDRB	dst, src, R	IR	(11 + 14 n)						Translate, Decrement and Repeat dst ← src (dst) Autodecrement dst address R ← R - 1 Repeat until R = 0
TRIB	dst, src, R	IR	25	-	-				Translate and Increment dst ← src (dst) Autoincrement dst address R ← R - 1
TRIRB	dst, src, R	IR	(11 + 14 n)						Translate, Increment and Repeat dst ← src (dst) Autoincrement dst address R ← R - 1 Repeat until R = 0
TRTDB	src 1, src 2, R	IR	25	-	-				Translate and Test, Decrement RH1 ← src 2 (src 1) Autodecrement src 1 address R ← R - 1
TRTDRB	src 1, src 2, R	IR	(11 + 14 n)						Translate and Test, Decr. and Repeat RH1 ← src 2 (src 1) Autodecrement src 1 address R ← R - 1 Repeat until R = 0 or RH1 = 0
TRTIB	src 1, src 2, R	IR	25						Translate and Test, Increment RH1 ← src 2 (src 1) Autoincrement src 1 address R ← R - 1



Block Transfer and String Manipulation (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word			Byte			
			NS	SS	SL	NS	SS	SL	
TRTRB	src 1, src 2, R	IR	(11 + 14 n)						Translate and Test, Incr. and Repeat RH1 ← src 2 (src 1) Autoincrement src 1 address R ← R - 1 Repeat until R = 0 or RH1 = 0
Input/Output									
IN*	R, src	IR	10	-	-				Input
INB*		DA	12	-	-				R ← src
IND*	dst, src, R	IR	21	-	-				Input and Decrement dst ← src Autodecrement dst address R ← R - 1
INDB*									
INDR*	dst, src, R	IR	(11 + 10 n)						Input, Decrement and Repeat dst ← src Autodecrement dst address R ← R - 1 Repeat until R = 0
INDRB*									
INI*	dst, src, R	IR	21	-	-				Input and Increment dst ← src Autoincrement dst address R ← R - 1
INIB*									
INIR*	dst, src, R	IR	(11 + 10 n)						Input, Increment and Repeat dst ← src Autoincrement dst address R ← R - 1 Repeat until R = 0
INIRB*									
OUT*	dst, R	IR	10	-	-				Output
OUTB*		DA	12	-	-				dst ← R
OUTD*	dst, src, R	IR	21	-	-				Output and Decrement dst ← src Autodecrement src address R ← R - 1
OUTDB*									
OTDR*	dst, src, R	IR	(11 + 10 n)						Output, Decrement and Repeat dst ← src Autodecrement src address R ← R - 1 Repeat until R = 0
OTDRB*									


* Privileged instructions. Executed in system mode only.



Input/Output (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word. Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
OUTI* OUTIB*	dst, src, R	IR	21	-	-				Output and Increment dst ← src Autoincrement src address R ← R - 1
OTIR* OTIRB*	dst, src, R	IR	(11 + 10 n)						Output, Increment and Repeat dst ← src Autoincrement src address R ← R - 1 Repeat until R = 0
SINI* SINIB*	R, src	DA	12	-	-				Special Input R ← src
SIND* SINDB*	dst, src, R	IR	21	-	-				Special Input and Decrement dst ← src Autodecrement dst address R ← R - 1
SINDR* SINDRB*	dst, src, R	IR	(11 + 10 n)						Special Input, Decrement and Repeat dst ← src Autodecrement dst address R ← R - 1 Repeat until R = 0
SINI* SINIB*	dst, src, R	IR	21	-	-				Special Input and Increment dst ← src Autoincrement dst address R ← R - 1
SINIR* SINIRB*	dst, src, R	IR	(11 + 10 n)						Special Input, Increment and Repeat dst ← src Autoincrement dst address R ← R - 1 Repeat until R = 0
SOUT* SOUTB*	dst, src	DA	12	-	-				Special Output dst ← src
SOUTD* SOUTDB*	dst, src, R	IR	21	-	-				Special Output and Decrement dst ← src Autodecrement src address R ← R - 1
SOTDR* SOTDRB*	dst, src, R	IR	(11 + 10 n)						Special Output, Decr. and Repeat dst ← src Autodecrement src address R ← R - 1 Repeat until R = 0


* Privileged instructions. Executes in system mode only.



Input/Output (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word. Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
SOUTI* SOUTIB*	dst, src, R	IR	21	-	-				Special Output and Increment dst ← src Autoincrement src address R ← R - 1
SOTIR* SOTIRB*	dst, src, R	R	(11 + 10 n)						Special Output, Incr. and Repeat dst ← src Autoincrement src address R ← R - 1 Repeat until R = 0
CPU Control									
COMFLG	flags	-	7	-	-				Complement Flag (Any combination of C, Z, S, P/V)
DI*	int	-	7	-	-				Disable Interrupt (Any combination of NVI, VI)
EI*	int	-	7	-	-				Enable Interrupt (Any combination of NVI, VI)
HALT*	-	-	(8 + 3 n)						HALT
LDCTL*	CTLR, src	R	7	-	-				Load into Control Register CTLR ← src
LDCTL*	dst, CTLR	R	7	-	-				Load from Control Register dst ← CTLR
LDCTLB	FLGR, src	R	7	-	-				Load into Flag Byte Register FLGR ← src
LDCTLB	dst, FLGR	R	7	-	-				Load from Flag Byte Register dst ← FLGR
LDPS*	src	IR DA X	12 16 17	- 20 20	- 22 23				Load Program Status PS ← src
MBIT*	-	-	7	-	-				Test Multi-Micro Bit Set S if \overline{M}_1 is Low; reset S if \overline{M}_1 is High.
MREQ*	dst	R	(12 + 7 n)						Multi-Micro Request
MRES*	-	-	5	-	-				Multi-Micro Reset

*Privileged instructions. Executed in system mode only.



CPU Control (Continued)

Mnemonics	Operands	Addr. Modes	Clock Cycles						Operation
			Word. Byte			Long Word			
			NS	SS	SL	NS	SS	SL	
MSET *	-	-	5	-	-				Multi-Micro Set
NOP	-	-	7	-	-				No Operation
RESFLG	flag	-	7	-	-				Reset Flag (Any combination of C, Z, S, P/V)
SETFLG	flag	-	7	-	-				Set Flag (Any combination of C, Z, S, P/V)

*Privileged instructions. Executed in system mode only.

Condition Codes

Code	Meaning	Flag Settings	CC Field
	Always false	-	0000
	Always true	-	1000
Z	Zero	Z = 1	0110
NZ	Not zero	Z = 0	1110
C	Carry	C = 1	0111
NC	No Carry	C = 0	1111
PL	Plus	S = 0	1101
MI	Minus	S = 1	0101
NE	Not equal	Z = 0	1110
EQ	Equal	Z = 1	0110
OV	Overflow	P/V = 1	0100
NOV	No overflow	P/V = 0	1100
PE	Parity is even	P/V = 1	0100
PO	Parity is odd	P/V = 0	1100
GE	Greater than or equal (signed)	(S XOR P/V) = 0	1001
LT	Less than (signed)	(S XOR P/V) = 1	0001
GT	Greater than (signed)	[Z OR (S XOR P/V)] = 0	1010
LE	Less than or equal (signed)	[Z OR (S XOR P/V)] = 1	0010
UGE	Unsigned greater than or equal	C = 0	1111
ULT	Unsigned less than	C = 1	0111
UGT	Unsigned greater than	[(C = 0) AND (Z = 0)] = 1	1011
ULE	Unsigned less than or equal	(C OR Z) = 1	0011

Note that some condition codes have identical flag settings and binary fields in the instruction:
 Z = EQ, NZ = NE, C = ULT, NC = UGE, OV = PE, NOV = PO

Status Line Codes

ST ₃ -ST ₀	Definition	ST ₃ -ST ₀	Definition
0000	Internal operation	1000	Data memory request
0001	Memory refresh	1001	Stack memory request
0010	I/O reference	1010	Data memory request (EPU)
0011	Special I/O reference (e.g., to an MMU)	1011	Stack memory request (EPU)
0100	Segment trap acknowledge	1100	Program reference, nth word
0101	Non-maskable interrupt acknowledge	1101	Instruction fetch, first word
0110	Non-vectored interrupt acknowledge	1110	Extension processor transfer
0111	Vectored interrupt acknowledge	1111	Reserved



Pin Description

AD₀-AD₁₅. Address/Data (inputs/outputs, active High, 3-state). These multiplexed address and data lines are used both for I/O and to address memory.

AS. Address Strobe (output, active Low, 3-state). The rising edge of AS indicates addresses are valid.

BUSACK. Bus Acknowledge (output, active Low). A Low on this line indicates the CPU has relinquished control of the bus.

BUSREQ. Bus Request (input, active Low). This line must be driven Low to request the bus from the CPU.

DS. Data Strobe (output, active Low, 3-state). This line times the data in and out of the CPU.

MREQ. Memory Request (output, active Low, 3-state). A Low on this line indicates that the address/data bus holds a memory address.

M_I, M_O. Multi-Micro In, Multi-Micro Out (input and output, active Low). These two lines form a resource-request daisy chain that allows one CPU in a multi-microprocessor system to access a shared resource.

NMI. Non-Maskable Interrupt (edge triggered, input, active Low). A high-to-low transition on NMI requests a non-maskable interrupt. The NMI interrupt has the highest priority of the three types of interrupts.

NVI. Non-Vectored Interrupt (input, active Low). A Low on this line requests a non-vectored interrupt.

CLK. System Clock (input). CLK is a 5V single-phase time-base input.

RESET. Reset (input, active Low). A Low on this line resets the CPU.

R/W. Read/Write (output, Low = Write, 3-state). R/W indicates that the CPU is reading from or writing to memory or I/O.




Figure 10. Z8001 Pin Configuration




Figure 11. Z8002 Pin Configuration



Pin Description (Continued)

SN₀-SN₆. *Segment Number* (outputs, active High, 3-state). These lines provide the 7-bit segment number used to address one of 128 segments by the Z8010 Memory Management Unit. Output by the Z8001 only.

SEGT. *Segment Trap* (input, active Low). The Memory Management Unit interrupts the CPU with a Low on this line when the MMU detects a segmentation trap.

ST₀-ST₃. *Status* (outputs, active High, 3-state). These lines specify the CPU status (see table).

STOP. *Stop* (input, active Low). This input can be used to single-step instruction execution.

$\overline{\text{VI}}$. *Vectored Interrupt* (input, active Low). A Low on this line requests a vectored interrupt.

WAIT. *Wait* (input, active Low). This line indicates to the CPU that the memory or I/O device is not ready for data transfer.

B/ $\overline{\text{W}}$. *Byte/Word* (output, Low = Word, 3-state). This signal defines the type of memory reference on the 16-bit address/data bus.

N/ $\overline{\text{S}}$. *Normal/System Mode* (output, Low = System Mode, 3-state). N/ $\overline{\text{S}}$ indicates the CPU is in the normal or system mode.

Reserved. Do not connect.

Z8000 CPU Timing

The Z8000 CPU executes instructions by stepping through sequences of basic machine cycles, such as memory read or write, I/O device read or write, interrupt acknowledge, and internal execution. Each of these basic cycles requires three to ten clock cycles to execute. Instructions that require more clock cycles to execute are broken up into several machine cycles. Thus no machine cycle is longer than ten clock cycles and fast response to a Bus Request is guaranteed.

The instruction opcode is fetched by a normal memory read operation. A memory refresh cycle can be inserted just after the completion of any first instruction fetch (IF₁) cycle and can also be inserted while the following instructions are being executed: MULT, MULTL, DIV, DIVL, HALT, all Shift

instructions, all Block Move instructions, and the Multi-Micro Request instruction (MREQ).

The following timing diagrams show the relative timing relationships of all CPU signals during each of the basic operations. When a machine cycle requires additional clock cycles for CPU internal operation, one to five clock cycles are added. Memory and I/O read and write, as well as interrupt acknowledge cycles, can be extended by activating the WAIT input. For exact timing information, refer to the composite timing diagram.

Note that the WAIT input is not synchronized in the Z8000 and that the setup and hold times for WAIT relative to the clock must be met. If asynchronous WAIT signals are generated, they must be synchronized with the CPU clock before entering the Z8000.

Memory Read and Write

Memory read and instruction fetch cycles are identical, except for the status information on the ST₀-ST₃ outputs. During a memory read cycle, a 16-bit address is placed on the AD₀-AD₁₅ outputs early in the first clock period, as shown in Figure 12. (In the Z8001, the 7-bit segment number is output on SN₀-SN₆ one clock period earlier than the

16-bit address offset to compensate for the delay in the memory management circuitry.)

A valid address is indicated by the rising edge of Address Strobe. Status and mode information become valid early in the memory access cycle and remain stable throughout. The state of the WAIT input is sampled in the middle of the second clock cycle by the falling



Memory Read and Write (Continued)

edge of Clock. If $\overline{\text{WAIT}}$ is Low, an additional clock period is added between T_2 and T_3 .

$\overline{\text{WAIT}}$ is sampled again in the middle of this wait cycle, and additional wait states can be inserted. This allows interfacing slow memories. No control outputs change during wait states.

Although Z8000 memory is word organized, memory is addressed as bytes. All instructions are word-aligned, using even addresses. Within a 16-bit word, the most significant byte (D_8-D_{15}) is addressed by the low-order address ($A_0 = \text{Low}$), and the least significant byte (D_0-D_7) is addressed by the high-order address ($A_0 = \text{High}$).





Figure 12. Memory Read and Write Timing



Input/Output

I/O timing is similar to memory read/write timing, except that one wait state is automatically inserted between T_2 and T_3 (Figure 13).

Both the segmented Z8001 and the non-segmented Z8002 use 16-bit I/O addresses.




Figure 13. Input/Output Timing

Interrupt and Segment Trap Request and Acknowledge

The Z8000 CPU recognizes three interrupt inputs (non-maskable, vectored and non-vectored) and a segmentation trap input. Any High-to-Low transition on the NMI input is asynchronously edge detected and sets the internal NMI latch. The \overline{VI} , \overline{NVI} and \overline{SEGT} inputs as well as the state of the internal NMI latch are sampled at the beginning of T_3 in the last machine cycle of any instruction.

In response to an interrupt or trap, the subsequent IF_1 cycle is exercised, but aborted. The program counter is not updated, but the system stack pointer is decremented.

The next machine cycle is the interrupt acknowledge cycle. This cycle has five automatic wait states, with additional wait

states possible, as shown in Figure 14.

After the last wait state, the CPU reads the information on AD_0-AD_{15} and stores it temporarily, to be saved on the stack later in the acknowledge sequence. This word identifies the source of the interrupt or trap. For the non-vectored and non-maskable interrupts, all 16 bits can represent peripheral device status information. For the vectored interrupt, the low byte is the jump vector, and the high byte can be extra user status. For the segmentation trap, the *high* byte is the Memory Management Unit identifier and the *low* byte is undefined.

After the acknowledge cycle, the $\overline{N/S}$ output indicates the automatic change to system mode.





Figure 14. Interrupt and Segment Trap Request/Acknowledge Timing



Status Saving Sequence

The machine cycles following the interrupt acknowledge or segmentation trap acknowledge cycle push the old status information on the system stack in the following order: the 16-bit program counter; the 7-bit segment number (Z8001 only); the flag and control

word; and finally the interrupt/trap identifier. Subsequent machine cycles fetch the new program status from the program status area, and then branch to the interrupt/trap service routine.

Bus Request Acknowledge Timing

A Low on the $\overline{\text{BUSREQ}}$ input indicates to the CPU that another device is requesting the Address/Data and Control buses. The asynchronous $\overline{\text{BUSREQ}}$ input is synchronized at the beginning of any machine cycle (Figure 15). If $\overline{\text{BUSREQ}}$ is Low, an internal synchronous $\overline{\text{BUSREQ}}$ signal is generated, which—after completion of the current machine cycle—causes the $\overline{\text{BUSACK}}$ output to go Low and all bus out-

puts to go into the high-impedance state. The requesting device—typically a DMA—can then control the bus.

When $\overline{\text{BUSREQ}}$ is released, it is synchronized with the rising clock edge and the $\overline{\text{BUSACK}}$ output goes High one clock period later, indicating that the CPU will again take control of the bus.




Figure 15. Bus Request/Acknowledge Timing

Stop

The $\overline{\text{STOP}}$ input is sampled by the last falling clock edge immediately preceding any IF_1 cycle (Figure 16). If $\overline{\text{STOP}}$ is found Low, a stream of memory refresh cycles is inserted after T_3 , again sampling the $\overline{\text{STOP}}$ input on each falling clock edge in the middle of the T_3 states. This refresh operation does not use the

refresh prescaler or its divide-by-four clock prescaler; rather, it double-increments the refresh counter every three clock cycles. When $\overline{\text{STOP}}$ is found High again, the next refresh cycle is completed, any remaining T states of the IF_1 cycle are then executed and the CPU continues its operation.




Figure 16. Stop Timing

Internal Operation

Certain extended instructions, such as Multiply and Divide, and some special instructions need additional time for the execution of internal operations. In these cases, the CPU goes through a sequence of internal operation machine cycles, each of which is three to eight clock cycles long (Figure 17). This allows fast response to Bus Request and Refresh Request,

because bus request or refresh cycles can be inserted at the end of any internal machine cycle.

Although the address outputs during T_1 are undefined, Address Strobe is generated to satisfy the requirements of future Z-BUS compatible self-refresh dynamic memories.




Figure 17. Internal Operation Timing



Memory Refresh

When the 6-bit prescaler in the refresh counter has been decremented to zero, a refresh cycle consisting of three T-states is started as soon as possible (that is, after the next IF_1 cycle or Internal Operation cycle).

The 9-bit refresh counter value is put on the low-order side of the address bus (AD_0 - AD_8); AD_9 - AD_{15} are undefined (Figure 18). Since the memory is word-organized, A_0 is always Low during refresh and the refresh counter is

always incremented by two, thus stepping through 256 consecutive refresh addresses on AD_1 - AD_8 . Unless disabled, the presetable prescaler runs continuously and the delay in starting a refresh cycle is therefore not cumulative.

While the \overline{STOP} input is Low, a continuous stream of memory refresh cycles, each three T-states long, is executed without using the refresh prescaler.




Figure 18. Memory Refresh Timing

Halt

A HALT instruction executes an unlimited number of 3-cycle internal operations, inter-spersed with memory refresh cycles whenever requested. An interrupt, segmentation trap or reset are the only exits from a HALT instruction.

The CPU samples the \overline{VI} , \overline{NVI} , \overline{NMI} and \overline{SEGT} inputs at the beginning of every T_3 cycle. If an input is found active during two consecutive samples, the subsequent IF_1 cycle is exercised, but aborted, and the normal interrupt acknowledge cycle is started.

Reset

A Low on the \overline{RESET} input causes the following results within five clock cycles (Figure 19):

- AD_0-AD_{15} are 3-stated
- \overline{AS} , \overline{DS} , \overline{MREQ} , \overline{BUSACK} and \overline{M}_0 are forced High
- ST_0-ST_3 and SN_0-SN_6 are forced Low
- Refresh is disabled
- R/\overline{W} , B/\overline{W} and N/\overline{S} are not affected

When \overline{RESET} has been High for three clock

periods, two consecutive memory read cycles are executed in the system mode. In the Z8001, the first cycle reads the flag and control word from location 0002, the next reads the 7-bit program counter segment number from location 0004, the next reads the 16-bit PC offset from location 0006, and the following IF_1 cycle starts the program. In the Z8002, the first cycle reads the flag and control word from location 0002, the next reads the PC from location 0004 and the following IF_1 cycle starts the program.






Figure 19. Reset Timing



Composite AC Timing Diagram






AC Characteristics

No.	Symbol	Parameter	Z8001/Z8002		Z8001A/Z8002A		Z8001B/Z8002B	
			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
1	TcC	Clock Cycle Time	250	2000	165	2000	100	2000
2	TwCh	Clock Width (High)	105	2000	70	2000	40	
3	TwCl	Clock Width (Low)	105	2000	70	2000	40	
4	TfC	Clock Fall Time		20		10		10
5	TrC	Clock Rise Time		20		15		10
6	TdC(SNv)	Clock ↑ to Segment Number Valid (50 pf load)		130		110		70
7	TdC(SNn)	Clock ↑ to Segment Number Not Valid	20		10		5	
8	TdC (Bz)	Clock ↑ to Bus Float		65		55		40
9	TdC(A)	Clock ↑ to Address Valid		100		75		50
10	TdC(Az)	Clock ↑ to Address Float		65		55		40
11	TdA(DR)	Address Valid to Read Data Required Valid		475*		305*		180*
12	TsDR(C)	Read Data to Clock ↓ Setup Time	30		20		10	
13	TdDS(A)	\overline{DS} ↑ to Address Active	80*		45*		20*	
14	TdC(DW)	Clock ↑ to Write Data Valid		100		75		50
15	ThDR(DS)	Read Data to \overline{DS} ↑ Hold Time	0		0		0	
16	TdDW(DS)	Write Data Valid to \overline{DS} ↑ Delay	295*		195*		110*	
17	TdA(WR)	Address Valid to \overline{MREQ} ↓ Delay	(55)*		(35)*		20*	
18	TdC(MR)	Clock ↓ to \overline{MREQ} ↓ Delay		80		70		40
19	TwMRh	\overline{MREQ} Width (High)	210*		135*		80*	
20	TdMR(A)	\overline{MREQ} ↓ to Address Not Active	70*		35*		20*	
21	TdDW(DSW)	Write Data Valid to \overline{DS} ↓ (Write) Delay	55*		35*		15*	
22	TdMR(DR)	\overline{MREQ} ↓ to Read Data Required Valid	375*		230*		140*	
23	TdC(MR)	Clock ↓ \overline{MREQ} ↑ Delay		80		60		45
24	TdC(ASf)	Clock ↑ to \overline{AS} ↓ Delay		80		60		40
25	TdA(AS)	Address Valid to \overline{AS} ↑ Delay	55*		35*		20*	
26	TdC(ASr)	Clock ↓ to \overline{AS} ↑ Delay		90		80		40
27	TdA(DR)	\overline{AS} ↑ to Read Data Required Valid	360*		220*		140*	
28	TdDS(AS)	\overline{DS} ↑ to \overline{AS} ↓ Delay	70*		35*		15*	
29	TwAS	\overline{AS} Width (Low)	85*		55*		30*	
30	TdAS(A)	\overline{AS} ↑ to Address Not Active Delay	70		45		20*	
31	TdAz(DSR)	Address Float to \overline{DS} (Read) ↓ Delay	0		0		0	
32	TdAS(DSR)	\overline{AS} ↑ to \overline{DS} (Read) ↓ Delay	80*		55*		30*	
33	TdDSR(DR)	\overline{DS} (Read) ↓ to Read Data Required Valid	205*		130*		70*	
34	TdC(DSr)	Clock ↓ to \overline{DS} ↑ Delay		70		65		45
35	TdDS(DW)	\overline{DS} ↑ to Write Data Not Valid	75*		45*		25*	
36	TdA(DSR)	Address Valid to \overline{DS} (Read) ↓ Delay	180*		110*		65*	
37	TdC(DSR)	Clock ↑ to \overline{DS} (Read) ↓ Delay		120		85		60
38	TwDSR	\overline{DS} (Read) Width (Low)	275*		185*		110*	
39	TdC(DSW)	Clock ↓ to \overline{DS} (Write) ↓ Delay		95		80		60
40	TwDSW	\overline{DS} (Write) Width (Low)	185*		110*		75*	
41	TdDSI(DR)	\overline{DS} (I/O) ↓ to Read Data Required Valid	330*		210*		120*	
42	TdC(DSf)	Clock ↓ to \overline{DS} (I/O) ↓ Delay		120		90		60
43	TwDS	\overline{DS} (I/O) Width (Low)	410*		255*		160*	

* Clock cycle-table dependent. See table on next page.



AC Characteristics (Continued)

No.	Symbol	Parameter	Z8001/Z8002		Z8001A/Z8002A		Z8001B/Z8002B	
			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
44	TdAS(DSA)	AS ↑ to DS (Acknowledge) ↓ Delay	1065*		690*		410*	
45	TdC(DSA)	Clock ↑ to DS (Acknowledge) ↓ Delay		120		85		65
46	TdDSA(DR)	DS (Acknowledge) ↓ to Read Data Required Delay	455*		295*		165*	
47	TdC(S)	Clock ↑ to Status Valid Delay		110		85		60
48	TdS(AS)	Status Valid to AS ↑ Delay	50*		30*		10*	
49	TsR(C)	RESET to Clock ↑ Setup Time	180		70		50	
50	ThR(C)	RESET to Clock ↑ Hold Time	0		0		0	
51	TwNMI	NMI Width (Low)	100		70		50	
52	TsNMI(C)	NMI to Clock ↑ Setup Time	140		70		50	
53	TsVI(C)	VI, NVI to Clock ↑ Setup Time	110		50		40	
54	ThVI(C)	VI, NVI to Clock ↑ Hold Time	20		20		10	
55	TsSGT(C)	SEGT to Clock ↑ Setup Time	70		55		40	
56	ThSGT(C)	SEGT to Clock ↑ Hold Time	0		0		0	
57	TsMI(C)	MI to Clock ↑ Setup Time	180		140		80	
58	ThMI(C)	MI to Clock ↑ Hold Time	0		0		0	
59	TdC(MD)	Clock * to MO Delay		120		85		70
60	TsSTP(C)	STOP to Clock ↓ Setup Time	140		100		50	
61	ThSTP(C)	STOP to Clock ↓ Hold Time	0		0		0	
62	TsW(C)	WAIT to Clock ↓ Setup Time	50		30		20	
63	ThW(C)	WAIT to Clock ↓ Hold Time	10		10		5	
64	TsBRQ(C)	BUSREQ to Clock ↑ Setup Time	90		80		60	
65	ThBRQ(C)	BUSREQ to Clock ↑ Hold Time	10		10		5	
66	TdC(BAKr)	Clock ↑ to BUSACK ↑ Delay		100		75		60
67	TdC(BAKf)	Clock ↑ to BUSACK ↓ Delay		100		75		60
68	TwA	Address Valid Width	150*		95*		50*	
69	TdDS(S)	DS ↑ to STATUS Not Valid	80*		55*		30*	

* Clock cycle-table dependent. See table on next page.



Clock-Cycle-Time-Dependent Characteristics

Number	Symbol	Z8001/Z8002	Z8001A/Z8002A	Z8001B/Z8002B
		Equation	Equation	Equation
11	TdA(DR)	$2TcC + TwCh - 130 \text{ ns}$	$2TcC + TwCh - 95 \text{ ns}$	$2TcC + TwCh - 60 \text{ ns}$
13	TdDS(A)	$TwCl - 25 \text{ ns}$	$TwCl - 25 \text{ ns}$	$TwCl - 20 \text{ ns}$
16	TdDW(DS)	$TcC + TwCh - 60 \text{ ns}$	$TcC + TwCh - 40 \text{ ns}$	$TcC + TwCh - 30 \text{ ns}$
17	TdA(MR)	$TwCh - 50 \text{ ns}$	$TwCh - 35 \text{ ns}$	$TwCh - 20 \text{ ns}$
19	TwMRh	$TcC - 40 \text{ ns}$	$TcC - 30 \text{ ns}$	$TcC - 20 \text{ ns}$
20	TdMR(A)	$TwCl - 35 \text{ ns}$	$TwCl - 35 \text{ ns}$	$TwCl - 20 \text{ ns}$
21	TdDW(DSW)	$TwCh - 50 \text{ ns}$	$TwCh - 35 \text{ ns}$	$TwCh - 25 \text{ ns}$
22	TdMR(DR)	$2TcC - 130 \text{ ns}$	$2TcC - 100 \text{ ns}$	$2TcC - 60 \text{ ns}$
25	TdA(AS)	$TwCh - 50 \text{ ns}$	$TwCh - 35 \text{ ns}$	$TwCh - 20 \text{ ns}$
27	TdAS(DR)	$2TcC - 140 \text{ ns}$	$2TcC - 110 \text{ ns}$	$2TcC - 60 \text{ ns}$
28	TdDS(AS)	$TwCl - 35 \text{ ns}$	$TwCl - 35 \text{ ns}$	$TwCl - 25 \text{ ns}$
29	TwAS	$TwCh - 20 \text{ ns}$	$TwCh - 15 \text{ ns}$	$TwCh - 10 \text{ ns}$
30	TdAS(A)	$TwCl - 35 \text{ ns}$	$TwCl - 25 \text{ ns}$	$TwCl - 20 \text{ ns}$
32	TdAS(DSR)	$TwCl - 25 \text{ ns}$	$TwCl - 15 \text{ ns}$	$TwCl - 10 \text{ ns}$
33	TdDSR(DR)	$TcC + TwCh - 150 \text{ ns}$	$TcC + TwCh - 105 \text{ ns}$	$TcC + TwCh - 70 \text{ ns}$
35	TdDS(DW)	$TwCl - 30 \text{ ns}$	$TwCl - 25 \text{ ns}$	$TwCl - 15 \text{ ns}$
36	TdA(DSR)	$TcC - 70 \text{ ns}$	$TcC - 55 \text{ ns}$	$TcC - 35 \text{ ns}$
38	TwDSR	$TcC + TwCh - 80 \text{ ns}$	$TcC + TwCh - 50 \text{ ns}$	$TcC + TwCh - 30 \text{ ns}$
40	TwDSW	$TcC - 65 \text{ ns}$	$TcC - 55 \text{ ns}$	$TcC - 25 \text{ ns}$
41	TdDSI(DR)	$2TcC - 170 \text{ ns}$	$2TcC - 120 \text{ ns}$	$2TcC - 80 \text{ ns}$
43	TwDS	$2TcC - 90 \text{ ns}$	$2TcC - 75 \text{ ns}$	$2TcC - 40 \text{ ns}$
44	TdAS(DSA)	$4TcC + TwCl - 40 \text{ ns}$	$4TcC + TwCl - 40 \text{ ns}$	$4TcC + TwCl - 30 \text{ ns}$
46	TdDSA(DR)	$2TcC + TwCh - 150 \text{ ns}$	$2TcC + TwCh - 105 \text{ ns}$	$2TcC + TwCh - 75 \text{ ns}$
48	TdS(AS)	$TwCh - 55 \text{ ns}$	$TwCh - 40 \text{ ns}$	$TwCh - 30 \text{ ns}$
68	TwA	$TcC - 90 \text{ ns}$	$TcC - 70 \text{ ns}$	$TcC - 50 \text{ ns}$
69	TdDS(S)	$TwCl - 25 \text{ ns}$	$TwCl - 15 \text{ ns}$	$TwCl - 10 \text{ ns}$



Absolute Maximum Ratings

Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V
 Operating Ambient Temperature 0°C to +70°C
 Storage Temperature -65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Test Conditions

The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- 0°C to +70°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- -40°C to +85°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- -55°C to +125°C,
+4.5 V ≤ V_{CC} ≤ +5.5 V

The product number for each operating

temperature range may be found in the ordering information section.



All ac parameters assume a load capacitance of 100 pF max, except for parameter 6 (50 pF max). Timing references between two output signals assume a load difference of 50 pF max.

DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
V _{CH}	Clock Input High Voltage	V _{CC} -0.4	V _{CC} +0.3	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3	0.45	V	Driven by External Clock Generator
V _{IH}	Input High Voltage	2.0	V _{CC} +0.3	V	
V _{IH} RESET	Input High Voltage on RESET pin	2.4	V _{CC} to .3	V	
V _{IL}	Input Low Voltage	-0.3	0.8	V	
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -250 µA
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = +2.0 mA
I _{IL}	Input Leakage		±10	µA	0.4 ≤ V _{IN} ≤ +2.4 V
I _{IL} SEGT	Input Leakage on SEGT pin	-100	100	µA	
I _{OL}	Output Leakage		±10	µA	0.4 ≤ V _{IN} ≤ +2.4 V
I _{CC}	V _{CC} Supply Current		300	mA	




Ordering Information

Type	Package	Temp	Clock	Description
Z8001B1	Plastic 48 pin	0/ + 70°C	4MHz	Z8001 Segmented Central Processing Unit
B6	Plastic 48 pin	-40/ + 85°C		
D1	Ceramic 48 pin	0/ + 70°C		
D2	Ceramic 48 pin	-55/ + 125°C		
D6	Ceramic 48 pin	-40/ + 85°C		
Z8001A B1	Plastic 48 pin	0/ + 70°C	6MHz	
B6	Plastic 48 pin	-40/ + 85°C		
D1	Ceramic 48 pin	0/ + 70°C		
D6	Ceramic 48 pin	-40/ + 85°C		
Z8001B B1	Plastic 48 pin	0/ + 70°C	10MHz	
B6	Plastic 48 pin	-40/ + 85°C		
D1	Ceramic 48pin	0/ + 70°C		
D6	Ceramic 48 pin	-40/ + 85°C		
Z8002 B1	Plastic 40 pin	0/ + 70°C	4MHz	Z8002 Central Processing Unit
B6	Plastic 40 pin	-40/ + 85°C		
D1	Ceramic 40 pin	0/ + 70°C		
D2	Ceramic 40 pin	-55/ + 125°C		
D6	Ceramic 40 pin	-40/ + 85°C		
Z8002A B1	Plastic 40 pin	0/ + 70°C	6MHz	
B6	Plastic 40 pin	-40/ + 85°C		
D1	Ceramic 40 pin	0/ + 70°C		
D6	Ceramic 40 pin	-40/ + 85°C		
Z8002B B1	Plastic 40 pin	0/ + 70°C	10MHz	
B6	Plastic 40 pin	-40/ + 85°C		
D1	Ceramic 40 pin	0/ + 70°C		
D6	Ceramic 40 pin	-40/ + 85°C		




Packages (dimensions in mm)


Plastic
Z8001



Plastic
Z8002



Ceramic
Z8001



Ceramic
Z8002

