## K1526D Series 9x14 mm, 5.0 Volt, CMOS/TTL, VCXO

275 [6 98]

REF.

PARAMETER

Overall

**Frequency Range** 

**Operating Temperature** 

Storage Temperature

Frequency Stability


0°C to +70°C








- Former Champion Product
- Phase-Locked Loops (PLL's), Clock Recovery, Reference Signal Tracking, Synthesizers, Frequency Modulation/Demodulation



SUGGESTED SOLDER PAD LAYOUT



**Pin Connections** 

FUNCTION

Output

+Vdd

Voltage Control Ground & Gnd Plane

PIN

1

2

4

Electrical Specifications	0°C to +70°C				±25	ppm		
	-40°C to +85°C				±50	ppm		
	Aging 1 <sup>st</sup> Year		-3/-5		+3/+5	ppm	< 52 MHz/ ≥ 52 MHz	
	Thereafter (per year)		-1/-2		+1/+2	ppm	$< 52 \text{ MHz} / \ge 52 \text{ MHz}$	
	Pullability/APR		(See ord	(See ordering information)				
	Control Voltage	Vc	0.5	2.5	4.5	V		
	Linearity						Positive Monotonic Slope	
	2.000 to 33.000 MHz				5	%		
	33.001 to 160.000 MHz				10	%		
	Modulation Bandwidth	fm	20			KHz	±3dB	
	Input Impedance	Zin	50k			Ohms	@ 10 kHz	
	Input Voltage	Vdd	4.5	5.0	5.5	V		
	Input Current	Idd			26	mA		
	Output Type						HCMOS/TTL	
	Load		5 TTL or 15 pF HCMOS			See Note 1		
	Symmetry (Duty Cycle)						See Note 2	
	TTL & CMOS < 33 MHz		45		55	%		
	$CMOS \ge 33 MHz$		40		60	%		
	Logic "1" Level	Voh	4.5			V		
	Logic "0" Level	Vol			0.5	V		
	Output Current				±16	mA		
	Rise/Fall Time	Tr/Tf			4	ns		
	Start up Time				10	ms		
	Phase Jitter @ 26 MHz	φJ		4		ps RMS	Integrated 12 kHz – 20 MHz	
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier	
	@ 26 MHz	-65	-95	-115	-130	-140	dBc/Hz	
Environmental	Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)						
	Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)						
	Hermeticity	Per MIL-STD-202, Method 112, (1x10-8 atm. cc/s of Helium)						
	Thermal Cycle	Per MIL-ST	Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles					
	Solderability	Per EIAJ-STD-002						
	Soldering Conditions	+240°C max. for 10 secs.						

1. TTL load – see load circuit diagram #1. HCMOS load – see load circuit diagram #2.

2. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Symbol

F

TA

Τs

 $\Delta F/F$ 

Min.

-40


2

Тур.

(See ordering information)

Voltage, Load, and Aging

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.



\* Above 40 MHz, pull is ±100 ppm or ±80 ppm minimum (no maximum)

Units

MHz

°C

nnm

Max.

160

+125

+25

Inclusive of Calibration, Temperature,

Condition/Notes