



**MOTOROLA**

# Quad OR/NOR Gate

**ELECTRICALLY TESTED PER:  
5962-8750301**

The 10H501 is a quad 2-input OR/NOR gate with one input from each gate common to pin 12.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

2

- Propagation Delay, 1.0 ns Typical
- 40 mW Max/Gate (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

### PIN ASSIGNMENTS

FUNCTION	PIN ASSIGNMENTS			BURN-IN (CONDITION C)
	DIL	FLATS	LCC	
V <sub>CC1</sub>	1	5	2	GND
$\overline{A}$ OUT	2	6	3	50 Ω to V <sub>TT</sub>
$\overline{B}$ OUT	3	7	4	50 Ω to V <sub>TT</sub>
A <sub>IN</sub>	4	8	5	50 Ω to V <sub>TT</sub>
AOUT	5	9	7	50 Ω to V <sub>TT</sub>
BOUT	6	10	8	50 Ω to V <sub>TT</sub>
B <sub>IN</sub>	7	11	9	50 Ω to V <sub>TT</sub>
VEE	8	12	10	VEE
DOUT	9	13	12	510 Ω to V <sub>TT</sub>
C <sub>IN</sub>	10	14	13	510 Ω to V <sub>TT</sub>
COUT	11	15	14	510 Ω to V <sub>TT</sub>
Common Input	12	16	15	OPEN
D <sub>IN</sub>	13	1	17	50 Ω to V <sub>TT</sub>
$\overline{C}$ OUT	14	2	18	50 Ω to V <sub>TT</sub>
$\overline{D}$ OUT	15	3	19	50 Ω to V <sub>TT</sub>
V <sub>CC2</sub>	16	4	20	GND

### BURN - IN CONDITIONS:

V<sub>TT</sub> = -2.0 V MAX/ -2.2 V MIN

VEE = -5.7 V MAX/ -5.2 V MIN

## Military 10H501




### AVAILABLE AS


- 1) JAN: N/A
  - 2) SMD: 5962-8750301
  - 3) 883: 10H501/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2


The letter "M" appears before the slash on LCC.



### LOGIC DIAGRAM



# 10H501



2

### NOTES

1.  $t_r = t_f = 1.0 \text{ ns} \pm 0.1 \text{ ns}$ .
2.  $P_{W} \geq 20 \text{ ns}$ .
3.  $P_{RF} = 1.0 \text{ MHz}$ .

### NOTES

1. All input and output cables to the scope are equal lengths of 50  $\Omega$  coaxial cable. Wire length should be  $\leq 0.250$  inches (6.35 mm) from  $TP_{IN}$  to input pin and  $TP_{OUT}$  to output pin.
2. Outputs not under test should be connected to a 100  $\Omega$  resistor to ground.
3.  $C_L = (\text{test jig}) \leq 5.0 \text{ pF}$ .




Figure 1. Switching Test Circuit and Waveforms

# 10H501 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS1	PS2	VEE1	VEE2
T <sub>A</sub> = 25 °C	-0.78	-1.95	-1.11	-1.480	+1.11	+0.31	-5.46	-4.94
T <sub>A</sub> = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94
T <sub>A</sub> = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW							
		+25 °C		+125 °C		-55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 0 V, Output Load = 100 Ω to -2.0 V							
		Subgroup 1	Subgroup 2	Subgroup 3	Subgroup 1	Subgroup 2	Subgroup 3		V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	VEE1	VEE2	V <sub>CC</sub>	P.U.T.
V <sub>OH</sub>	High Output Voltage	Min	Max	Min	Max	Min	Max	V	4, 7, 10 12, 13	4, 7, 10 12, 13			8		1, 16	2, 3, 5, 6, 9, 11, 14, 15
V <sub>OL</sub>	Low Output Voltage	Min	Max	Min	Max	Min	Max	V	4, 7, 10 12, 13	4, 7, 10 12, 13			8		1, 16	2, 3, 5, 6, 9, 11, 14, 15
V <sub>OHA</sub>	High Output Voltage	Min	Max	Min	Max	Min	Max	V			4, 7, 10 12, 13	4, 7, 10 12, 13	8	8	1, 16	2, 3, 5, 6, 9, 11, 14, 15
V <sub>OLA</sub>	Low Output Voltage	Min	Max	Min	Max	Min	Max	V			4, 7, 10 12, 13	4, 7, 10 12, 13	8	8	1, 16	2, 3, 5, 6, 9, 11, 14, 15
I <sub>EE</sub>	Power Supply Current	Min	Max	Min	Max	Min	Max	mA					8		1, 16	8
I <sub>IH1</sub>	Input Current High		265		425		425	μA	4, 7, 10, 13				8		1, 16	4, 7, 10, 13
I <sub>I2</sub>	Input Current High		535		850		850	μA	12				8		1, 16	12
I <sub>IL</sub>	Input Current Low	0.5		0.3		0.5		μA	4, 7, 10 12, 13				8		1, 16	4, 7, 10, 12, 13

# 10H501 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS1	PS2	VEE1	VEE2	VEEL	VEEL
T <sub>A</sub> = 25 °C	-0.78	-1.95	-1.11	-1.480	+1.11	+0.31	-5.46	-4.94	-2.94	-2.94
T <sub>A</sub> = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94	-2.94	-2.94
T <sub>A</sub> = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94	-2.94	-2.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW								
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 2.0 V, Output Load = 100 Ω to GND								
		Subgroup 9	Subgroup 10	Subgroup 9	Subgroup 10	Subgroup 11	V <sub>IH</sub>								V <sub>IL</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>
t <sub>TLH</sub>	Rise Time (common)	0.4	1.65	0.4	1.7	0.4	1.65	ns	4	2, 5	1, 16	8	8	2	2		
t <sub>THL</sub>	Fall time (common)	0.4	1.65	0.4	1.7	0.4	1.65	ns	7	3	1, 16	8	8	2, 5	2, 5		
t <sub>PLH</sub>	Propagation Delay Low to High (common)	0.5	1.6	0.5	1.8	0.5	1.6	ns	12	5	1, 16	8	8	2	2		
t <sub>PHL</sub>	Propagation Delay High to Low (common)	0.5	1.6	0.5	1.8	0.5	1.6	ns	12	15	1, 16	8	8	2, 5	2, 5		
t <sub>TLH</sub>	Rise Time (others)	0.4	1.6	0.4	1.6	0.4	1.6	ns	4	2, 5	1, 16	8	8	2	2		
t <sub>THL</sub>	Fall time (others)	0.4	1.6	0.4	1.6	0.4	1.6	ns	7	3	1, 16	8	8	2, 5	2, 5		
t <sub>PLH</sub>	Propagation Delay Low to High (others)	0.3	1.5	0.3	1.7	0.3	1.5	ns	12	5	1, 16	8	8	2	2		
t <sub>PHL</sub>	Propagation Delay High to Low (others)	0.3	1.5	0.3	1.7	0.3	1.5	ns	12	15	1, 16	8	8	2, 5	2, 5		